## **IN THE CLAIMS:**

1. (original) A context switching system for a multi-thread execution pipeline loop having a pipeline latency, comprising:

a context switch requesting subsystem configured to:

detect a device request from a thread executing within said multi-thread execution pipeline loop for access to a device having a fulfillment latency exceeding said pipeline latency, and

generate a context switch request for said thread; and

a context controller subsystem configured to receive said context switch request and prevent said thread from executing until said device request is fulfilled.

- 2. (currently amended) The context switching system as recited in Claim 1 wherein said context controller subsystem is further configured to modify said thread to allow said thread to continue to traverse said multi-thread execution pipeline loop while waiting for said device request to be fulfilled.
- 3. (original) The context switching system as recited in Claim 1 wherein said context controller subsystem is further configured to allow other threads within said multi-thread execution pipeline loop to continue to execute while said thread is waiting for said device request to be fulfilled.
- 4. (original) The context switching system as recited in Claim 1 further comprises a miss fulfillment first-in-first-out buffer (FIFO), said context controller subsystem further configured to employ said FIFO to:

store said thread in said miss fulfillment FIFO upon reaching an end position of said multi-thread execution pipeline loop,

sequence said thread through said miss fulfillment FIFO, and reinsert said thread into said multi-thread execution pipeline loop at a beginning position.

- 5. (original) The context switching system as recited in Claim 4 wherein said context controller subsystem is further configured to store said thread in said miss fulfillment FIFO upon receiving said context switch request.
- 6. (original) The context switching system as recited in Claim 1 wherein said context controller subsystem is further configured to replace said thread's current instruction with a NO-Operation (NOP) instruction to prevent said thread from executing until said device request is fulfilled.
- 7. (original) The context switching system as recited in Claim 1 wherein said device request is a request to access external memory due to a cache miss status.
- 8. (original) For use with a multi-thread execution pipeline loop having a pipeline latency, a method of operating a context switching system, comprising:

detecting a device request from a thread executing within said multi-thread execution pipeline loop for access to a device having a fulfillment latency exceeding said pipeline latency;

generating a context switch request for said thread when said thread issues said device request; and

receiving said context switch request and preventing said thread from executing until said device request is fulfilled.

9. (currently amended) The method as recited in Claim 8 further comprising modifying said thread to allow allowing said thread to continue to traverse said multi-thread

execution pipeline loop while waiting for said device request to be fulfilled.

- 10. (original) The method as recited in Claim 8 further comprising allowing other threads within said multi-thread execution pipeline loop to continue to execute while said thread is waiting for said device request to be fulfilled.
- 11. (original) The method as recited in Claim 8 further comprising employing a miss fulfillment first-in-first-out buffer (FIFO) for:

storing said thread in said miss fulfillment FIFO upon reaching an end position of said multi-thread execution pipeline loop,

sequencing said thread through said miss fulfillment FIFO, and reinserting said thread into said multi-thread execution pipeline loop at a beginning position.

- 12. (original) The method as recited in Claim 11 wherein said storing further comprises storing said thread in said miss fulfillment FIFO upon receiving said context switch request.
- 13. (original) The method as recited in Claim 8 wherein said preventing further comprises replacing said thread's current instruction with a NO-Operation (NOP) instruction to prevent said thread from executing until said device request is fulfilled.
- 14. (original) The method as recited in Claim 8 wherein said device request is a request to access external memory due to a cache miss status.
- 15. (original) A fast pattern processor that receives and processes protocol data units (PDUs), comprising:
  - a dynamic random access memory (DRAM) that contains instructions;
  - a memory cache that caches certain of said instructions from said DRAM; and

a tree engine that parses data within said PDUs and employs said DRAM and said memory cache to obtain ones of said instructions, including:

a multi-thread execution pipeline loop having a pipeline latency, and a context switching system for said multi-thread execution pipeline loop, having:

a context switch requesting subsystem that:

and

detects a device request from a thread executing within said multi-thread execution pipeline loop for access to a device having a fulfillment latency exceeding said pipeline latency, and

generates a context switch request for said thread,

a context controller subsystem that receives said context switch request and prevents said thread from executing until said device request is fulfilled.

- 16. (currently amended) The fast pattern processor as recited in Claim 15 wherein said context controller subsystem further <u>modifies said thread to allow allows</u> said thread to continue to traverse said multi-thread execution pipeline loop while waiting for said device request to be fulfilled.
- 17. (original) The fast pattern processor as recited in Claim 15 wherein said context controller subsystem further allows other threads within said multi-thread execution pipeline loop to continue to execute while said thread is waiting for said device request to be fulfilled.
  - 18. (original) The fast pattern processor as recited in Claim 15 wherein said context

switching system further includes a miss fulfillment first-in-first-out buffer (FIFO), said context controller subsystem employs said FIFO to:

store said thread in said miss fulfillment FIFO upon reaching an end position of said multi-thread execution pipeline loop,

sequence said thread through said miss fulfillment FIFO, and reinsert said thread into said multi-thread execution pipeline loop at a beginning position.

- 19. (original) The fast pattern processor as recited in Claim 18 wherein said context controller subsystem stores said thread in said miss fulfillment FIFO upon receiving said context switch request.
- 20. (original) The fast pattern processor as recited in Claim 15 wherein said context controller subsystem replaces said thread's current instruction with a NO-Operation (NOP) instruction to prevent said thread from executing until said device request is fulfilled.
- 21. (original) The fast pattern processor as recited in Claim 15 wherein said device is said DRAM and said device request is a request to access said DRAM due to a cache miss status from said memory cache.